

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re: Dave MacAdam et al.

Serial No.: To Be Assigned

Filed: Concurrently Herewith

For: TIME-SLOT INTERCHANGE SWITCHES HAVING AUTOMATIC FRAME  
ALIGNMENT MEASUREMENT AND PROGRAMMING CAPABILITY

Date: May 16, 2001

BOX PATENT APPLICATION

Commissioner for Patents

Washington, DC 20231

**PRELIMINARY AMENDMENT**

Dear Sirs:

Please enter the following Preliminary Amendment before examining the present application.

**In the Claims:**

Please add the following new claims:

27. (New) A time-slot interchange switch, comprising:

an internal frame alignment measurement and programming circuit that determines and stores a first frame delay associated with a first multi-frame data stream received by said switch in a frame delay register, and at least temporarily retains data that identifies presence of an unacceptable frame delay in the internal frame delay register.


28. (New) The switch of Claim 27, wherein said internal frame alignment measurement and programming circuit comprises an error code register that retains the data; and wherein the data is accessible by a user.

29. (New) The switch of Claim 28, wherein said internal frame alignment measurement and programming circuit comprises an internal frame alignment counter that determines a first frame delay associated with the first multi-frame data stream; wherein said frame delay register retains the first frame delay at a first location therein; and wherein said error code register retains a pointer having a value that indicates whether an unacceptable frame delay is present at the first location.

In re: Dave MacAdam et al.  
Serial No.: To Be Assigned  
Filed: Concurrently Herewith  
Page 2

30. (New) A time-slot interchange switch, comprising:  
an internal frame alignment measurement and programming circuit that determines and then stores a plurality of acceptable frame delays associated with a first plurality of multi-frame data streams received by said switch and determines and then stores an unacceptable frame delay associated with a multi-frame data stream having a delay that exceeds a maximum delay rating of said switch.

Respectfully submitted,



Grant J. Scott  
Registration No. 36,925


Myers Bigel Sibley & Sajovec  
PO Box 37428  
Raleigh NC 27627  
Telephone (919) 854-1400  
Facsimile (919) 854-1401

**CERTIFICATE OF EXPRESS MAILING**

Express Mail Label No. EL733097377US

Date of Deposit: May 16, 2001

I hereby certify that this correspondence is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: BOX PATENT APPLICATION, Commissioner for Patents, Washington, DC 20231.



Candi L. Riggs

Date of Signature: May 16, 2001